Use when writing or changing synthesizable VHDL RTL — implementing a module or a `--@` backbone, adding a feature or pipeline stage, fixing an RTL bug whose cause is known, or refactoring an entity or architecture — and checking that it compiles, elaborates and passes its tests. Typical requests include "implement...", "write the VHDL for...", "add a register stage", "fix this in the RTL".
