Use when documenting or explaining VHDL — writing or refreshing a module's documentation from its entity and architecture, explaining what an existing VHDL block does (ports, latency, FSMs, handshakes), or assembling an IP-level integration document from module docs. Typical requests include "document this module", "explain this entity", "what does this block do", "write the IP doc".
