One Requirements Engineer role, planning stage only. Use for the requirement register quality gate after Scope Definition and before the Systems Modeler finalizes mappings. Do not use inside a Lifecycle wave, or for V&V, SysML modeling, implementation, defect review, or publication.
